CLAIMS

Having thus described my invention, what I claim as new and desire to secure by Letters Patent is as follows:

A vertical field effect transistor including a semiconductor pillar conduction-channel, gate electrodes in trenches adjacent said 3 semiconductor pillar, -a_layer_of_insulator adjacent said gate electrodes and opposite said semiconductor pillar, 6 sidewalls adjacent said semiconductor pillar above said gate electrodes in said trenches, insulator material in said trenches above said gate electrodes and adjacent said sidewalls, said 10 insulator material being selectively etchable 11 relative to said sidewalls and said semiconductor 12 pillar. 13 A vertical transistor as recited in claim 1, further including isolation material adjacent said layer of insulating material and surrounding said vertical transistor, said isolation material being selectively etchable relative to said layer of insulatør 6

	1	3. A vertical transistor as recited in claim 2,
	2	further including
NA		a contact formed in an opening in said isolation material adjacent [said insulating material]
unt'd	3	a contact formed
mt d	.4	isolation material adjacent said millar
(0,0,7	5	to a conductive region at an end of said pillar.
	1	4. A vertical transistor as recited in claim 1,
	2	further including
	 	a contact formed in an opening to an end of
	4	anid millar and
ii ii	4	said pillar, and accontact formed in an opening adjacent to and accontact formed in an opening adjacent to and
	5-	extending above said pillar to said gate structure
	. 6	extending above said pillar to bara garage
	7	and insulated from said pillar by an insulating
hres	8	sidewall on said pillar.
	_	
	_	5. A vertical transistor as recited in claim 1,
D	Т	
W	2	further including
	3	a spacer in said trench between said gate
tori	_	etructure and a bottom of said trench.

An integrated cifcuit device including isolation mater al surrounding transistor locations in a substrate, 3 vertical field effect transistors formed at 4 said transistor focations and having a gate 5 electrode structure formed in a trench, a layer of insulator material in said trenches between said isolation material and said gate electrode structure, said isolation material being 9 selectively etchable relative to said layer of 10 Ф 1-1contact opening formed along an interface of Ė 12 said layer of insulator material and said isolation (T) 13 ЦĪ materia 14 A device as recited in claim 6, wherein said gate structure includes dual gate electrodes 2 extending on opposite sides of a conduction channel. 3 A device as recited in claim 6, further including a contact formed in said contact opening in said isolation material adjacent said [insulating] insulation 3 4 materia/ and extending to a conductive region 5 extending below said pillar. 6

1	A device as recited in claim 6, further
2	including
3	a contact formed in an opening to an end of
4	said pillar, and
5	
6	-
7	and insulated from said pillar by an insulating
8	sidewall on said pillar.
	6
1	10. A device as recited in claim 61, further
_2	including
3	a spacer in said trench between said gate
4	structure and a bottom of said trench.
1	11. A method of making a semiconductor device
2	including a field effect transistor, said method
3	
4	
5	
6	extending to a layer of semiconductor material,
7	forming a layer of a second insulating material
8	
9	
10	material through said first insulating material
11	selectively and adjacent to said second insulating
	motorial

		including
	1	12. A method as recited in claim 11, including
	2	further steps of
	3	forming a gate structure adjacent sides of said
	4	pillar,
	5	forming layers and/or sidewalls of selectively
	6	etchable materials over said gate structure and said
	7	pillar, and
• •	. 8	forming contact openings to an end of said
ī	9	pillar and said gate structure by selective etching
1	10	of said layers at locations above and adjacent said
]	11	pillar, respectively.
== == =		
	1	13. A method as recited in claim 11, including
Ī	2	further steps of
	3	defining a height of said pillar by thickness
j	4	of a layer of sacrificial material.
J	- .	
	1	14. A method as recited in claim 13, wherein said
≓ ≟	2	sacrificial material is germanium oxide.
	1	15. A method as recited in claim 11, wherein said
	. 2	step of forming said pillar is performed by
	3	epitaxial semiconductor growth in a trench.
	3	Cpromission Comments
	1	16. A method as recited in claim 11, wherein said
		step of forming said pillar is performed by etching
	2	of a layer of semiconductor material.
	3	or a rayer or being ourselves

	1	17. A method as recited in claim 11, including a
	2	further step of
	3	limiting a dimension of said pillar by a
	4	distance between isolation structures.
	1	18. A transistor-comprising
	2	a substrate,
	3	a first diffusion,
m	4	a second diffusion above said first diffusion,
Ō	5	a channel extending vertically between said
4 <u>0</u>	6	first diffusion and said second diffusion,
	1:00 36A- 7	a gate structure extending on at least one side
D,	116.8	of said channel, and
u. Lii	300,9	a contact to said first diffusion borderless to
	38A-58C10	said gate structure.
Ū,	1	19. A transistor as recited in claim 18, wherein
	2	said transistor is a vertical transistor and wherein
اجا احا	3	said first diffusion is formed in said substrate and
	4	said second diffusion is formed on the channel.
	Lail	· /
	1 21	20. A transistor as recited in claim 18, wherein
	2 46/	said gate extends on two sides of said channel.
	/	<i>1</i>
	c^1	21. A transistor as recited in claim 19, wherein a
1'00	37A-37C2	contact to said gate extends above and on two sides
J J	,37A-37C ¹	of said second diffusion.

	1	22. A transistor as recited in claim 19, further
Lin 23	2	including separate contacts to separate portions of
jig 23 P.14	3	said gate structure on different sides of said
1,17	4	channel.
	1	23. A transistor as recited in claim 18, wherein
	2	said gate structure extends on at least three sides
	3	of said channel
4	1	24. A transistor as recited in claim 18, further
T T	2	including a contact to said second diffusion
	3	borderless to said gate structure.
	1	25. A transistor as recited in claim 18, wherein
a .	2	said transistor comprises a pillar of single crysta
u D	3	silicon having an edge.
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
	1	26. A transistor as recited in claim 25, wherein
	2	said pillar comprises said first diffusion, said
	3	channel and said second diffusion, said gate
	4	structure extending adjacent said pillar.
	1	27. A transistor as recited in claim 26, wherein
	2	said first diffusion extends into single crystal
	3	silicon beneath said pillar and extends below said
	4	gate structure for formation of a contact adjacent

said gate structure.

	-	•	•
			Lend Land
		Í	1
*****			-
		1	
		, learn	
		j	7
	Ē	ž	
	Part	_	1
		1	
•	į		ļ
		-	
			-
٠	9	L	Ä

		· · · · · · · · · · · · · · · · · · ·
	1	28. A transistor as recited in claim 26, further
	2	comprising
	3	an insulator adjacent said gate structure,
	4	wherein said contact to said first diffusion
	5	comprises a conductive layer adjacent said
	6	insulator.
	· 1	29. A transistor as recited in claim 26, wherein
	2	said gate structure is borderless to said second
Q	3	diffusion.
<u> </u>	administration to a	
F	1	30. A transistor as recited in claim 26, wherein
Time to the second seco	2	said contact to said second diffusion comprises a
	3	spacer self-aligned to said edge.
· E	ŕ	
1	1	31. A transistor as recited in claim 26, wherein
	2	said pillar extends above said gate structure.
H	.1	32. A transistor as recited in claim 18, further
	2	comprising
	3	an isolation structure, wherein said transistor
	4	is self-aligned to said isolation structure.
	1	33. A transistor as recited in claim 18, further
	2	comprising
- 6	3	a contact between said first diffusion and
fig. 39	4	another diffusion forming part of a second
17	5	transistor, wherein said contact between said first
	6	diffusion and said another diffusion extends over
	7	insulation between said first transistor and said
	8	second transistor.

1	34. A transistor as recited in claim 33, wherein
	said insulation comprises an etched and deposited
3	isolation structure.

35. A transistor as recited in claim 32 wherein said substrate comprises SOI having buried oxide isolation and wherein said insulation comprises said buried oxide isolation.

- 1 36. A transistor as recited in claim 33, wherein
 2 said first transistor and said second transistor
 3 comprise an inverter and wherein said contact to
 4 said first diffusion is a contact to said inverter.
- 37. A transistor as recited in claim 18, wherein said gate structure comprises a continuous interior wall entirely surrounding said channel and spaced therefrom by a dielectric layer.
- 38. A transistor as recited in claim 18 wherein
 said gate structure is self-aligned to said channel.
- 39. A transistor as recited in claim 18 wherein
 said first diffusion comprises a dopant species
 provided separately from said second diffusion.
- grovided separately from said second diffusion.
- 1 40. A transistor as recited in claim 18, wherein 2 said channel is of sub-lithographic width.

	1	41. A transistor as recited in claim 18, wherein
drain	2	said first diffusion includes
fig. 38C	3	top and side surfaces covered by a dielectric
2010	4	material,
lia 380	⁄ 5	a borderless opening at least through a portion
1 F	6	of the dielectric material on said top surface, and
	7	a first diffusion contact formed in the
	8	opening.
 1		
U	1	42. A transistor as recited in claim 18, wherein
4	_2	said second diffusion includes
5 source 5 contact	3	top and side surfaces covered by a dielectric
I source	4	material,
IT wother	, 5.	a borderless opening at least through a portion
# , · 7/	6	of the dielectric material on said top surface, and
	7.	a second diffusion contact formed in the
M M	8	opening.
Dig 360	1	43. A transistor as recited in claim 18, wherein
•	2	said gate structure includes
	3	top, bottom and side surfaces covered by a
fig. 370	\mathcal{L}_4	dielectric mațerial,
July	5	a borderless opening at least through a portion
* 0	6	of the dielectric material on said top surface, and
	7	a gate contact formed in the opening.
	1	44. A transistor as recited in claim 18, wherein
	2	said first diffusion, said second diffusion and said
	2	gate structure each include a borderless contact.